On-Chip Training NPU - Algorithm, Architecture and SoC Design
片上训练网络处理单元 -算法、架构与片上系统设计
电子技术
￥
2028.00
售 价：
￥
1521.00
优惠
平台大促 低至8折优惠
发货周期：国外库房发货,通常付款后3-5周到货！
出版时间
2023年08月11日
装 帧
精装
页 码
190
语 种
英文
版 次
2023
综合评分
暂无评分
- 图书详情
- 目次
- 买家须知
- 书评（0）
- 权威书评（0）
图书简介
Unlike most available sources that focus on deep neural network (DNN) inference, this book provides readers with a single-source reference on the needs, requirements, and challenges involved with on-device, DNN training semiconductor and SoC design. The authors include coverage of the trends and history surrounding the development of on-device DNN training, as well as on-device training semiconductors and SoC design examples to facilitate understanding. Focuses on the requirements and challenges of on-device deep neural network (DNN) training, rather than DNN inference;Provides guidelines for on-device, DNN training semiconductor or System-on-Chip (SoC) design;Includes on-device training semiconductors and SoC design examples to facilitate understanding
本书暂无推荐
本书暂无推荐
看了又看
- 上一个
